久久99亚洲热视_国产精品麻豆一区二区_国产精品美女久久久久久不卡_欧美一区二区三区爱爱

鎮ㄥソ锛屾杩庝締鍒拌卜璩C缍� 鐧婚寗 | 鍏嶈不娉ㄥ唺

绠＄悊閲囪臣鐧煎竷閲囪臣淇℃伅

鎮ㄧ従鍦ㄧ殑浣嶇疆锛�璨疯常IC缍� > 1瀛楁瘝鍨嬭櫉鎼滅储 > 1瀛楁瘝绗�669闋� >

10AS016E3F27I2LG

閰嶅柈灏堝浼佹キ鍚嶅柈

鍨嬭櫉
渚涙噳鍟�
鏁搁噺
寤犲晢
灏佽
鎵硅櫉
鍍规牸
瑾槑
鎿嶄綔

1/1闋� 40姊�/闋� 鍏�40姊�
1

鎮ㄦ槸涓嶆槸瑕佹壘锛� 10AS016E3F27I2SG 10AS016E3F29E1HG 10AS016E3F29E1SG 10AS016E3F29E2LG 10AS016E3F29E2SG 10AS016E3F29I1HG 10AS016E3F29I1SG 10AS016E3F29I2LG 10AS016E3F29I2SG

10AS016E3F27I2LG PDF涓嬭級 鍦栨枃鍙婅硣鏂欏儏渚涘弮鑰冿紝浠ュ闅汸DF鐐烘簴

10AS016E3F27I2LG PDF涓嬭級

鍔熻兘鎻忚堪
IC SOC FPGA 240 I/O 672FBGA
鍒堕€犲晢
altera
绯诲垪
Arria 10 SX
鍖呰
鎵樼洡
闆朵欢鐙€鎱�
鍦ㄥ敭
鏋舵
MCU锛孎PGA
鏍稿績铏曠悊鍣�
闆� ARM? Cortex?-A9 MPCore?锛屽付 CoreSight?
MCU 闁冨瓨
-
MCU RAM
256KB
澶栬ō
DMA锛孭OR锛學DT
閫ｆ帴鎬�
EBI/EMI锛屼互澶恫锛孖2C锛孧MC/SD/SDIO锛孲PI锛孶ART/USART锛孶SB OTG
閫熷害
1.5GHz
涓昏灞€�
FPGA - 160K 閭忚集妯″
宸ヤ綔婧害
-40掳C ~ 100掳C锛圱J锛�
灏佽/澶栨
672-BBGA锛孎CBGA
渚涙噳鍟嗗櫒浠跺皝瑁�
672-FBGA锛�27x27锛�
I/O 鏁�
240
妯欐簴鍖呰
1

10AS016E3F27I2LG 鎶€琛撳弮鏁�

10AS016E3F27I1SG 鍔熻兘鎻忚堪:IC SOC FPGA 240 I/O 672FBGA 鍒堕€犲晢:altera 绯诲垪:Arria 10 SX 鍖呰:鎵樼洡闆朵欢鐙€鎱�:Digi-Key 鍋滄渚涙噳鏋舵:MCU锛孎PGA 鏍稿績铏曠悊鍣�:闆� ARM? Cortex?-A9 MPCore?锛屽付 CoreSight? MCU 闁冨瓨:- MCU RAM:256KB 澶栬ō:DMA锛孭OR锛學DT 閫ｆ帴鎬�:EBI/EMI锛屼互澶恫锛孖2C锛孧MC/SD/SDIO锛孲PI锛孶ART/USART锛孶SB OTG 閫熷害:1.5GHz 涓昏灞€�:FPGA - 160K 閭忚集妯″ 宸ヤ綔婧害:-40掳C ~ 100掳C锛圱J锛� 灏佽/澶栨:672-BBGA锛孎CBGA 渚涙噳鍟嗗櫒浠跺皝瑁�:672-FBGA锛�27x27锛� I/O 鏁�:240 妯欐簴鍖呰:1 10AS016E3F27I1HG 鍔熻兘鎻忚堪:IC SOC FPGA 240 I/O 672FBGA 鍒堕€犲晢:altera 绯诲垪:Arria 10 SX 鍖呰:鎵樼洡闆朵欢鐙€鎱�:鍦ㄥ敭鏋舵:MCU锛孎PGA 鏍稿績铏曠悊鍣�:闆� ARM? Cortex?-A9 MPCore?锛屽付 CoreSight? MCU 闁冨瓨:- MCU RAM:256KB 澶栬ō:DMA锛孭OR锛學DT 閫ｆ帴鎬�:EBI/EMI锛屼互澶恫锛孖2C锛孧MC/SD/SDIO锛孲PI锛孶ART/USART锛孶SB OTG 閫熷害:1.5GHz 涓昏灞€�:FPGA - 160K 閭忚集妯″ 宸ヤ綔婧害:-40掳C ~ 100掳C锛圱J锛� 灏佽/澶栨:672-BBGA锛孎CBGA 渚涙噳鍟嗗櫒浠跺皝瑁�:672-FBGA锛�27x27锛� I/O 鏁�:240 妯欐簴鍖呰:1 10AS016E3F27E2SG 鍔熻兘鎻忚堪:IC SOC FPGA 240 I/O 672FBGA 鍒堕€犲晢:altera 绯诲垪:Arria 10 SX 鍖呰:鎵樼洡闆朵欢鐙€鎱�:鍦ㄥ敭鏋舵:MCU锛孎PGA 鏍稿績铏曠悊鍣�:闆� ARM? Cortex?-A9 MPCore?锛屽付 CoreSight? MCU 闁冨瓨:- MCU RAM:256KB 澶栬ō:DMA锛孭OR锛學DT 閫ｆ帴鎬�:EBI/EMI锛屼互澶恫锛孖2C锛孧MC/SD/SDIO锛孲PI锛孶ART/USART锛孶SB OTG 閫熷害:1.5GHz 涓昏灞€�:FPGA - 160K 閭忚集妯″ 宸ヤ綔婧害:0掳C ~ 100掳C锛圱J锛� 灏佽/澶栨:672-BBGA锛孎CBGA 渚涙噳鍟嗗櫒浠跺皝瑁�:672-FBGA锛�27x27锛� I/O 鏁�:240 妯欐簴鍖呰:1 10AS016E3F27E2LG 鍔熻兘鎻忚堪:IC SOC FPGA 240 I/O 672FBGA 鍒堕€犲晢:altera 绯诲垪:Arria 10 SX 鍖呰:鎵樼洡闆朵欢鐙€鎱�:鍦ㄥ敭鏋舵:MCU锛孎PGA 鏍稿績铏曠悊鍣�:闆� ARM? Cortex?-A9 MPCore?锛屽付 CoreSight? MCU 闁冨瓨:- MCU RAM:256KB 澶栬ō:DMA锛孭OR锛學DT 閫ｆ帴鎬�:EBI/EMI锛屼互澶恫锛孖2C锛孧MC/SD/SDIO锛孲PI锛孶ART/USART锛孶SB OTG 閫熷害:1.5GHz 涓昏灞€�:FPGA - 160K 閭忚集妯″ 宸ヤ綔婧害:0掳C ~ 100掳C锛圱J锛� 灏佽/澶栨:672-BBGA锛孎CBGA 渚涙噳鍟嗗櫒浠跺皝瑁�:672-FBGA锛�27x27锛� I/O 鏁�:240 妯欐簴鍖呰:1 10AS016E3F27E1SG 鍔熻兘鎻忚堪:IC SOC FPGA 240 I/O 672FBGA 鍒堕€犲晢:altera 绯诲垪:Arria 10 SX 鍖呰:鎵樼洡闆朵欢鐙€鎱�:Digi-Key 鍋滄渚涙噳鏋舵:MCU锛孎PGA 鏍稿績铏曠悊鍣�:闆� ARM? Cortex?-A9 MPCore?锛屽付 CoreSight? MCU 闁冨瓨:- MCU RAM:256KB 澶栬ō:DMA锛孭OR锛學DT 閫ｆ帴鎬�:EBI/EMI锛屼互澶恫锛孖2C锛孧MC/SD/SDIO锛孲PI锛孶ART/USART锛孶SB OTG 閫熷害:1.5GHz 涓昏灞€�:FPGA - 160K 閭忚集妯″ 宸ヤ綔婧害:0掳C ~ 100掳C锛圱J锛� 灏佽/澶栨:672-BBGA锛孎CBGA 渚涙噳鍟嗗櫒浠跺皝瑁�:672-FBGA锛�27x27锛� I/O 鏁�:240 妯欐簴鍖呰:1 10AS016E4F27E3LG 10AS016E4F27E3SG 10AS016E4F27I3LG 10AS016E4F27I3SG 10AS016E4F29E3LG 10AS016E4F29E3SG 10AS016E4F29I3LG 10AS016E4F29I3SG 10AS022C3U19E2LG 10AS022C3U19E2SG 10AS022C3U19I2LG 10AS022C3U19I2SG 10AS022C4U19E3LG 10AS022C4U19E3SG 10AS022C4U19I3LG 10AS022C4U19I3SG 10AS022E3F27E1HG 10AS022E3F27E1SG