久久99亚洲热视_国产精品麻豆一区二区_国产精品美女久久久久久不卡_欧美一区二区三区爱爱

鎮ㄥソ锛屾杩庝締鍒拌卜璩C缍� 鐧婚寗 | 鍏嶈不娉ㄥ唺

绠＄悊閲囪臣鐧煎竷閲囪臣淇℃伅

鎮ㄧ従鍦ㄧ殑浣嶇疆锛�璨疯常IC缍� > S瀛楁瘝鍨嬭櫉鎼滅储 > S瀛楁瘝绗�4090闋� >

SIT9002B43N18DB

閰嶅柈灏堝浼佹キ鍚嶅柈

鍨嬭櫉
渚涙噳鍟�
鏁搁噺
寤犲晢
灏佽
鎵硅櫉
鍍规牸
瑾槑
鎿嶄綔

SIT9002B43N18DB
鍖椾含棣栧ぉ鍋夋キ绉戞妧鏈夐檺鍏徃
鍖椾含棣栧ぉ鍋夋キ绉戞妧鏈夐檺鍏徃
鑱郴浜猴細鍔夊厛鐢�
闆昏┍锛�010-621049316210489162104578
鍦板潃锛� 寤ｆ澅鐪佹繁鍦冲競绂忕敯鍗€鑿挤鍖楄閬撻浕瀛愮鎶€澶у粓C搴�23E
璩囪唱锛�鐕熸キ鍩风収
5000
SiTIME
妯欐簴灏佽
16+
-
鍋囦竴缃板崄锛屽師瑁濇鍝�

1/1闋� 40姊�/闋� 鍏�2姊�
1

鎮ㄦ槸涓嶆槸瑕佹壘锛� SIT9002B43N18DD SIT9002B43N18DG SIT9002B43N18DK SIT9002B43N18DO SIT9002B43N18DQ SIT9002B43N18DT SIT9002B43N18DX SIT9002B43N18EB SIT9002B43N18ED

SIT9002B43N18DB PDF涓嬭級 鍦栨枃鍙婅硣鏂欏儏渚涘弮鑰冿紝浠ュ闅汸DF鐐烘簴

SIT9002B43N18DB 鎶€琛撳弮鏁�

SIT9002AI-X83XXXX000.FP000X 鍔熻兘鎻忚堪:PROG OSC BLANK 1-220MHZ 鍒堕€犲晢:sitime 绯诲垪:SiT9002 鍖呰:鍓垏甯讹紙CT锛� 闆朵欢鐙€鎱�:鍦ㄥ敭椤炲瀷:MEMS锛堢锛� 鍙法绋嬮鍨�:绌虹櫧锛堥爤鐢辩敤鎴跺暉鐢ㄧ▼搴忥級鍙敤闋荤巼鑼冨湇:1MHz ~ 220MHz 鍔熻兘:鍟熺敤/绂佺敤锛屽緟姗� 杓稿嚭:CML锛孒CSL锛孡VDS锛孡VPECL 闆诲 - 闆绘簮:1.8V锛�2.5 V ~ 3.3 V 闋荤巼绌╁畾搴�:卤50ppm 闋荤巼绌╁畾鎬э紙绺介珨锛�:卤50ppm 宸ヤ綔婧害:-40掳C ~ 85掳C 鎿撮牷甯跺:卤0.25% ~ 卤2% 涓績鎿村睍锛�-0.5% ~ -4% 鍚戜笅鎿村睍闆绘祦 - 闆绘簮锛堟渶澶у€硷級:85mA 绛夌礆:- 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:6-SMD锛岀劇寮曠窔澶у皬/灏哄:0.276" 闀� x 0.197" 瀵紙7.00mm x 5.00mm锛� 楂樺害:0.039"锛�1.00mm锛� 妯欐簴鍖呰:1 SIT9002AI-X83XXXX000.FP000 鍔熻兘鎻忚堪:1MHz ~ 220MHz CML, HCSL, LVDS, LVPECL MEMS (Silicon) Programmable Oscillator Surface Mount 1.8V, 2.5 V ~ 3.3 V 85mA Enable/Disable, Standby 鍒堕€犲晢:sitime 绯诲垪:SiT9002 鍖呰:鏁ｈ 闆朵欢鐙€鎱�:鏈夋晥椤炲瀷:MEMS锛堢锛� 鍙法绋嬮鍨�:绌虹櫧锛堥爤鐢辩敤鎴跺暉鐢ㄧ▼搴忥級鍙敤闋荤巼鑼冨湇:1MHz ~ 220MHz 鍔熻兘:鍟熺敤/绂佺敤锛屽緟姗� 杓稿嚭:CML锛孒CSL锛孡VDS锛孡VPECL 闆诲 - 闆绘簮:1.8V锛�2.5 V ~ 3.3 V 闋荤巼绌╁畾搴�:卤25ppm锛屄�50ppm 闋荤巼绌╁畾鎬э紙绺介珨锛�:- 宸ヤ綔婧害:-40掳C ~ 85掳C锛�-20掳C ~ -40掳C 鎿撮牷甯跺:卤0.25% ~ 卤2% 涓績鎿村睍锛�-0.5% ~ -4% 鍚戜笅鎿村睍闆绘祦 - 闆绘簮锛堟渶澶у€硷級:85mA 绛夌礆:- 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:6-SMD锛岀劇寮曠窔锛圖FN锛孡CC锛� 澶у皬/灏哄:0.276" 闀� x 0.197" 瀵紙7.00mm x 5.00mm锛� 楂樺害:0.039"锛�1.00mm锛� 闆绘祦 - 闆绘簮锛堢鐢級锛堟渶澶у€硷級:10渭A 妯欐簴鍖呰:250 SIT9002AI-X33XXXXX000.FP000X 鍔熻兘鎻忚堪:PROG OSC BLANK 1-220MHZ 鍒堕€犲晢:sitime 绯诲垪:SiT9002 鍖呰:鍓垏甯讹紙CT锛� 闆朵欢鐙€鎱�:鍦ㄥ敭椤炲瀷:MEMS锛堢锛� 鍙法绋嬮鍨�:绌虹櫧锛堥爤鐢辩敤鎴跺暉鐢ㄧ▼搴忥級鍙敤闋荤巼鑼冨湇:1MHz ~ 220MHz 鍔熻兘:鍟熺敤/绂佺敤锛屽緟姗� 杓稿嚭:CML锛孒CSL锛孡VDS锛孡VPECL 闆诲 - 闆绘簮:1.8V锛�2.5 V ~ 3.3 V 闋荤巼绌╁畾搴�:卤50ppm 闋荤巼绌╁畾鎬э紙绺介珨锛�:卤50ppm 宸ヤ綔婧害:-40掳C ~ 85掳C 鎿撮牷甯跺:卤0.25% ~ 卤2% 涓績鎿村睍锛�-0.5% ~ -4% 鍚戜笅鎿村睍闆绘祦 - 闆绘簮锛堟渶澶у€硷級:85mA 绛夌礆:- 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:6-SMD锛岀劇寮曠窔澶у皬/灏哄:0.197" 闀� x 0.126" 瀵紙5.00mm x 3.20mm锛� 楂樺害:0.031"锛�0.80mm锛� 妯欐簴鍖呰:1 SIT9002AI-X33XXXXX000.FP000 鍔熻兘鎻忚堪:1MHz ~ 220MHz CML, HCSL, LVDS, LVPECL MEMS (Silicon) Programmable Oscillator Surface Mount 1.8V, 2.5 V ~ 3.3 V 85mA Enable/Disable, Standby 鍒堕€犲晢:sitime 绯诲垪:SiT9002 鍖呰:鏁ｈ 闆朵欢鐙€鎱�:鏈夋晥椤炲瀷:MEMS锛堢锛� 鍙法绋嬮鍨�:绌虹櫧锛堥爤鐢辩敤鎴跺暉鐢ㄧ▼搴忥級鍙敤闋荤巼鑼冨湇:1MHz ~ 220MHz 鍔熻兘:鍟熺敤/绂佺敤锛屽緟姗� 杓稿嚭:CML锛孒CSL锛孡VDS锛孡VPECL 闆诲 - 闆绘簮:1.8V锛�2.5 V ~ 3.3 V 闋荤巼绌╁畾搴�:卤25ppm锛屄�50ppm 闋荤巼绌╁畾鎬э紙绺介珨锛�:- 宸ヤ綔婧害:-40掳C ~ 85掳C锛�-20掳C ~ -40掳C 鎿撮牷甯跺:卤0.25% ~ 卤2% 涓績鎿村睍锛�-0.5% ~ -4% 鍚戜笅鎿村睍闆绘祦 - 闆绘簮锛堟渶澶у€硷級:85mA 绛夌礆:- 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:6-SMD锛岀劇寮曠窔锛圖FN锛孡CC锛� 澶у皬/灏哄:0.197" 闀� x 0.126" 瀵紙5.00mm x 3.20mm锛� 楂樺害:0.031"锛�0.80mm锛� 闆绘祦 - 闆绘簮锛堢鐢級锛堟渶澶у€硷級:10渭A 妯欐簴鍖呰:250 SIT9002AC-233N25EX200.00000X 鍔熻兘鎻忚堪:OSC XO 200.0000MHZ LVDS SMD 鍒堕€犲晢:sitime 绯诲垪:SiT9002 鍖呰:鍓垏甯讹紙CT锛� 闆朵欢鐙€鎱�:鍦ㄥ敭椤炲瀷:XO锛堟婧栵級闋荤巼:200MHz 鍔熻兘:鍟熺敤/绂佺敤杓稿嚭:LVDS 闆诲 - 闆绘簮:2.5V 闋荤巼绌╁畾搴�:卤50ppm 宸ヤ綔婧害:-20掳C ~ 70掳C 闆绘祦 - 闆绘簮锛堟渶澶у€硷級:77mA 绛夌礆:- 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:6-SMD锛岀劇寮曠窔澶у皬/灏哄:0.197" 闀� x 0.126" 瀵紙5.00mm x 3.20mm锛� 楂樺害 - 瀹夎锛堟渶澶у€硷級:0.032"锛�0.80mm锛� 闆绘祦 - 闆绘簮锛堢鐢級锛堟渶澶у€硷級:10渭A 妯欐簴鍖呰:1 SIT9002B43N18EG SIT9002B43N18EK SIT9002B43N18EO SIT9002B43N18EQ SIT9002B43N18ET SIT9002B43N18EX SIT9002B43N18SB SIT9002B43N18SD SIT9002B43N18SG SIT9002B43N18SK SIT9002B43N18SO SIT9002B43N18SQ SIT9002B43N18ST SIT9002B43N18SX SIT9002B43N25DB SIT9002B43N25DD SIT9002B43N25DG SIT9002B43N25DK