久久99亚洲热视_国产精品麻豆一区二区_国产精品美女久久久久久不卡_欧美一区二区三区爱爱

鎮ㄥソ锛屾杩庝締鍒拌卜璩C缍� 鐧婚寗 | 鍏嶈不娉ㄥ唺

绠＄悊閲囪臣鐧煎竷閲囪臣淇℃伅

鎮ㄧ従鍦ㄧ殑浣嶇疆锛�璨疯常IC缍� > S瀛楁瘝鍨嬭櫉鎼滅储 > S瀛楁瘝绗�4109闋� >

SIT9003B-8-33ED

閰嶅柈灏堝浼佹キ鍚嶅柈

鍨嬭櫉
渚涙噳鍟�
鏁搁噺
寤犲晢
灏佽
鎵硅櫉
鍍规牸
瑾槑
鎿嶄綔

SIT9003B-8-33ED
鍖椾含棣栧ぉ鍋夋キ绉戞妧鏈夐檺鍏徃
鍖椾含棣栧ぉ鍋夋キ绉戞妧鏈夐檺鍏徃
鑱郴浜猴細鍔夊厛鐢�
闆昏┍锛�010-621049316210489162104578
鍦板潃锛� 寤ｆ澅鐪佹繁鍦冲競绂忕敯鍗€鑿挤鍖楄閬撻浕瀛愮鎶€澶у粓C搴�23E
璩囪唱锛�鐕熸キ鍩风収
5000
SiTIME
妯欐簴灏佽
16+
-
鍋囦竴缃板崄锛屽師瑁濇鍝�

1/1闋� 40姊�/闋� 鍏�2姊�
1

鎮ㄦ槸涓嶆槸瑕佹壘锛� SIT9003B-8-33EO SIT9003B-8-33EQ SIT9003B-8-33SB SIT9003B-8-33SD SIT9003B-8-33SO SIT9003B-8-33SQ SIT9005AI-21-18ED37.125000E SIT9005AI-21-18ED40.000000E SIT9005AI-21-18EH37.125000E

SIT9003B-8-33ED PDF涓嬭級 鍦栨枃鍙婅硣鏂欏儏渚涘弮鑰冿紝浠ュ闅汸DF鐐烘簴

SIT9003B-8-33ED 鎶€琛撳弮鏁�

SIT9003AIX13-18DO-24.00000X 鍔熻兘鎻忚堪:24MHz LVCMOS, LVTTL MEMS (Silicon) Oscillator 1.8V 3.5mA Standby (Power Down) 鍒堕€犲晢:sitime 绯诲垪:SiT9003 鍖呰:* 闆朵欢鐙€鎱�:鏂扮敘鍝� 椤炲瀷:MEMS锛堢锛� 闋荤巼:24MHz 鍔熻兘:寰呮 锛堟柗闆伙級杓稿嚭:LVCMOS锛孡VTTL 闆诲 - 闆绘簮:1.8V 闋荤巼绌╁畾搴�:卤50ppm 宸ヤ綔婧害:-40掳C ~ 85掳C 闆绘祦 - 闆绘簮锛堟渶澶у€硷級:3.5mA 绛夌礆:- 瀹夎椤炲瀷:* 澶у皬/灏哄:* 楂樺害:* 灏佽/澶栨:* 闆绘祦 - 闆绘簮锛堢鐢級锛堟渶澶у€硷級:0.8渭A 妯欐簴鍖呰:1 SIT9003AIX13-18DO-24.000000X 鍔熻兘鎻忚堪:OSC XO 24.0000MHZ LVCMOS LVTTL 鍒堕€犲晢:sitime 绯诲垪:SiT9003 鍖呰:鍓垏甯讹紙CT锛� 闆朵欢鐙€鎱�:鍦ㄥ敭椤炲瀷:XO锛堟婧栵級闋荤巼:24MHz 鍔熻兘:- 杓稿嚭:LVCMOS锛孡VTTL 闆诲 - 闆绘簮:1.8V 闋荤巼绌╁畾搴�:卤50ppm 宸ヤ綔婧害:-40掳C ~ 85掳C 闆绘祦 - 闆绘簮锛堟渶澶у€硷級:3.5mA 绛夌礆:- 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:4-SMD锛岀劇寮曠窔澶у皬/灏哄:0.098" 闀� x 0.079" 瀵紙2.50mm x 2.00mm锛� 楂樺害 - 瀹夎锛堟渶澶у€硷級:0.032"锛�0.80mm锛� 闆绘祦 - 闆绘簮锛堢鐢級锛堟渶澶у€硷級:0.8渭A 妯欐簴鍖呰:1 SIT9003AIU33-33EB-33.00000X 鍔熻兘鎻忚堪:OSC XO 33.0000MHZ LVCMOS LVTTL 鍒堕€犲晢:sitime 绯诲垪:SiT9003 鍖呰:鍓垏甯讹紙CT锛� 闆朵欢鐙€鎱�:涓嶉仼鐢ㄦ柤鏂拌ō瑷� 椤炲瀷:XO锛堟婧栵級闋荤巼:33MHz 鍔熻兘:鍟熺敤/绂佺敤杓稿嚭:LVCMOS锛孡VTTL 闆诲 - 闆绘簮:3.3V 闋荤巼绌╁畾搴�:卤50ppm 宸ヤ綔婧害:-40掳C ~ 85掳C 闆绘祦 - 闆绘簮锛堟渶澶у€硷級:4.1mA 绛夌礆:- 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:4-SMD锛岀劇寮曠窔澶у皬/灏哄:0.197" 闀� x 0.126" 瀵紙5.00mm x 3.20mm锛� 楂樺害 - 瀹夎锛堟渶澶у€硷級:0.032"锛�0.80mm锛� 闆绘祦 - 闆绘簮锛堢鐢級锛堟渶澶у€硷級:4.3渭A 妯欐簴鍖呰:1 SIT9003AIU33-33EB-33.000000X SIT9003AIU23-33DB-8.00000X 鍔熻兘鎻忚堪:OSC XO 8.0000MHZ LVCMOS LVTTL 鍒堕€犲晢:sitime 绯诲垪:SiT9003 鍖呰:鍓垏甯讹紙CT锛� 闆朵欢鐙€鎱�:涓嶉仼鐢ㄦ柤鏂拌ō瑷� 椤炲瀷:XO锛堟婧栵級闋荤巼:8MHz 鍔熻兘:- 杓稿嚭:LVCMOS锛孡VTTL 闆诲 - 闆绘簮:3.3V 闋荤巼绌╁畾搴�:卤50ppm 宸ヤ綔婧害:-40掳C ~ 85掳C 闆绘祦 - 闆绘簮锛堟渶澶у€硷級:4.1mA 绛夌礆:- 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:4-SMD锛岀劇寮曠窔澶у皬/灏哄:0.126" 闀� x 0.098" 瀵紙3.20mm x 2.50mm锛� 楂樺害 - 瀹夎锛堟渶澶у€硷級:0.032"锛�0.80mm锛� 闆绘祦 - 闆绘簮锛堢鐢級锛堟渶澶у€硷級:4.3渭A 妯欐簴鍖呰:1 SIT9005AI-21-18EH40.000000E SIT9005AI-21-33ED37.125000E SIT9005AI-21-33ED40.000000E SIT9005AI-21-33EH37.125000E SIT9005AI-21-33EH40.000000E SIT9102AI-131N25E125.00000 SIT9102AI-131N25E125.00000X SIT9102AI-131N25E155.52000 SIT9102AI-131N25E155.52000X SIT9102AI-131N25E156.25000 SIT9102AI-131N25E156.25000X SIT9102AI-232H25S125.00000 SIT9102AI-232H25S125.00000X SIT9102AI-232H25S187.50000 SIT9102AI-232H25S187.50000X SIT9102AI-233N25E100.0000 SIT9102AI-233N25E100.0000X SIT9102AI-23HN25E156.250000