- 您現在的位置：買賣IC網 > PDF目錄382290 > MC100EP16VADTR2 (ON SEMICONDUCTOR) 3.3V / 5VECL Differential Receiver/Driver with High Gain PDF資料下載
參數資料
| 型號： | MC100EP16VADTR2 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | 3.3V / 5VECL Differential Receiver/Driver with High Gain |
| 中文描述： | LINE TRANSCEIVER, PDSO8 |
| 封裝： | PLASTIC, TSSOP-8 |
| 文件頁數： | 5/8頁 |
| 文件大?。?/td> | 75K |
| 代理商： | MC100EP16VADTR2 |
MC10EP16T, MC100EP16T
http://onsemi.com
5
AC CHARACTERISTICS
V
CC
= 0 V; V
EE
= –3.0 V to –5.5 V or V
CC
= 3.0 V to 5.5 V; V
EE
= 0 V (Note 21)
–40
°
C
25
°
C
85
°
C
Symbol
Characteristic
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
f
max
Maximum Frequency
(See Figure 2 F
max
/JITTER)
> 3
> 3
> 3
GHz
t
PLH
,
t
PHL
Propagation Delay to
Output Differential
150
230
300
150
240
300
200
275
350
ps
t
SKEW
Duty Cycle Skew (Note 22)
5.0
20
5.0
20
5.0
20
ps
t
JITTER
Cycle–to–Cycle Jitter
(See Figure 2 F
max
/JITTER)
0.2
< 1
0.2
< 1
0.2
< 1
ps
V
PP
Input Voltage Swing (Differential)
150
800
1200
150
800
1200
150
800
1200
mV
t
r
t
f
Output Rise/Fall Times
(20% – 80%)
Q, Q
70
120
170
80
130
180
100
140
200
ps
21.Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 to V
CC
–2.0 V.
22.Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays
are measured from the cross point of the inputs to the cross point of the outputs.
100
200
300
400
500
600
700
800
900
0
500
1000
1500
2000
2500
3000
3500
4000
1
2
3
4
5
6
7
8
Figure 2. F
max
/Jitter
FREQUENCY (MHz)
(JITTER)
éééééééééééééééé
éééééééééééééééé
9
V
O
(
J
O
éé
éé
相關PDF資料 |
PDF描述 |
|---|---|
| MC100EP16TD | 3.3V / 5V ECL Differential Receiver/Driver with Internal Termination |
| MC100EP16TDTR2 | 3.3V / 5V ECL Differential Receiver/Driver with Internal Termination |
| MC100EP16TDR2 | 3.3V / 5V ECL Differential Receiver/Driver with Internal Termination |
| MC100EP210SFAR2 | 2.5V1:5 Dual Differential LVDS Compatible Clock Driver |
| MC100EP210SFA | 2.5V1:5 Dual Differential LVDS Compatible Clock Driver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC100EP16VADTR2G | 功能描述:總線收發器 3.3V/5V ECL Diff RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC100EP16VAMNR4 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5V ECL Differential Receiver/Driver with High Gain |
| MC100EP16VAMNR4G | 功能描述:總線收發器 ECL DIFF RCVR W/HI RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC100EP16VB | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5V ECL Differential Receiver/Driver with High and Low Gain |
| MC100EP16VBD | 功能描述:總線收發器 3.3V/5V ECL with RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。