- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382300 > MC1GU512NACA (SAMSUNG SEMICONDUCTOR CO. LTD.) MultiMediaCard Specification PDF資料下載
參數(shù)資料
| 型號(hào)： | MC1GU512NACA |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | MultiMediaCard Specification |
| 中文描述： | 多媒體卡規(guī)格 |
| 文件頁(yè)數(shù)： | 64/66頁(yè) |
| 文件大小： | 1422K |
| 代理商： | MC1GU512NACA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)
MultiMediaCard
TM
64
Figure 4-20 Timing diagram: Read CSD register
Single Block Write
The host may deselect a card (by raising the CS) at any time during the card busy period (refer to the
given timing diagram). The card will release the DataOut line one clock after the CS going high. To check
if the card is still busy it needs to be reselected by asserting (set to low) the CS signal. The card will
resume busy signal (pulling DataOut low) one clock cycle after the falling edge of CS.
Figure 4-20 Timing Diagram: Single Block Write
Multiple Block Write
The timimg behaviour of the multiple block write transaction starting from the comamnd up to the first
data block is identical to the single block write. Figure 63 describes the timing between the data blocks of
a multiple block write transaction. Timing of the ‘Stop Tran’ token is identical to a standard data block.
After the “Stop Tran” token is received ny the card, the data on the DataOut line is undefined for one byte
(NBR), after which a Busy token may apear. The host may deselect and reselect the card during every
busy period between the data blocks. Timing for toggling the CS signal is identical to the Single block
write transaction.
Figure 4-21 Timing Diagram: Multiple Block Write
Timing Values
Min
NCS
0
NCR
1
NCX
0
Max
8
8
8
(10/8)*(TAAC*Fo
p+100*NSAC)
8
8
8
Unit
8Clock cycles
8Clock cycles
8Clock cycles
NAC
1
8Clock cycles
NRC
NWR
NEC
1
1
0
8Clock cycles
8Clock cycles
8Clock cycles
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC1DU512NACA | MultiMediaCard Specification |
| MC1GU016HACA | MultiMediaCard Specification |
| MC1GU016NACA | MultiMediaCard Specification |
| MC1GU128HACA | MultiMediaCard Specification |
| MC1DU128HACA | MultiMediaCard Specification |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC1GU512NACA-0QC00 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:MultiMediaCard Specification |
| MC1GU512NACB-0QC00 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:MultiMediaCard Specification |
| MC1GU512NACC-0QC00 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:MultiMediaCard Specification |
| MC1GU512NAFA-0QC00 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:MultiMediaCard Specification |
| MC1GU512NAFB-0QC00 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:MultiMediaCard Specification |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。