- 您現在的位置：買賣IC網 > PDF目錄382301 > MC2GH512NMCA-2SA00 (SAMSUNG SEMICONDUCTOR CO. LTD.) SAMSUNG MultiMediaCard PDF資料下載
參數資料
| 型號： | MC2GH512NMCA-2SA00 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | SAMSUNG MultiMediaCard |
| 中文描述： | 三星多媒體 |
| 文件頁數： | 48/102頁 |
| 文件大小： | 1384K |
| 代理商： | MC2GH512NMCA-2SA00 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
MultiMediaCard
TM
48
Sep.22.2005
Revision 0.3
6.2.7 Data Write
The data transfer format of write operation is similar to the data read. For block oriented write data transfer, the CRC check
bits are added to each data block. The card performs a CRC parity check (see Chapter 6.4) for each received data block
prior to the write operation. By this mechanism, writing of erroneously transferred data can be prevented.
Block Write
During block write (CMD24 - 27) one or more blocks of data are transferred from the host to the card with a CRC
appended to the end of each block by the host. A card supporting block write shall always be able to accept a block of data
defined by WRITE_BL_LEN. If the CRC fails, the card shall indicate the failure on the DAT0 line (see below); the trans-
ferred data will be discarded and not written, and all further transmitted blocks (in multiple block write mode) will be
ignored.
CMD25 (WRITE_MULTIPLE_BLOCK) starts a transfer of several consecutive blocks. Two types of multiple block write
transactions, identical to the multiple block read, are defined (the host can use either one at any time):
Open-ended Multiple block write
The number of blocks for the write multiple block operation is not defined. The card will continuously accept and pro
gram data blocks until a stop transmission command is received.
Multiple block write with pre-defined block count
The card will accept the requested number of data blocks, terminate the transaction and return to
transfer
state. Stop
command is not required at the end of this type of multiple block write, unless terminated with an error. In order to start
a multiple block write with pre-defined block count the host must use the SET_BLOCK_COUNT command (CMD23)
immediately preceding the WRITE_MULTIPLE_BLOCK (CMD25) command. Otherwise the card will start an open
-ended multiple block write which can be stopped using the STOP_TRANSMISION command.
The host can abort writing at any time, within a multiple block operation, regardless of the its type. Transaction abort is
done by sending the stop transmission command. If a multiple block write with pre-defined block count is aborted, the data
in the remaining blocks is not defined.
If either one of the following conditions occur, the card will reject the command, remain in
Tran
state and respond with the
respective error bit set.
The host provides an out of range address as an argument to either CMD24 or CMD25. ADDRESS_OUT_OF_RANGE
is set.
The currently defined block length is illegal for a write operation. BLOCK_LEN_ERROR is set.
The address/block-length combination positions the first data block misaligned to the card physical blocks.
ADDRESS_MISALIGN is set.
If the card detects an error (e.g. write protect violation, out of range, address misalignment, internal error, etc.) during a
multiple block write operation (both types) it will ignore any further incoming data blocks and remain in the
Receive State.
The host must then abort the operation by sending the stop transmission command. The write error is reported in the
response to the stop transmission command.
If the host sends a stop transmission command after the card received the last data block of a multiple block write with a
pre-defined number of blocks, it is regarded as an illegal command, since the card is no longer in
data
state.
If the host uses partial blocks whose accumulated length is not block aligned, and block misalignment is not allowed (CSD
parameter WRITE_BLK_MISALIGN is not set), the card shall detect the block misalignment error during the reception of
the first misaligned block, abort the write operation, and ignore all further incoming data. As the host sends CMD12, the
card will respond with the ADDRESS_MISALIGN bit set and return to
Tran
state.
If the host sets the argument of the SET_BLOCK_COUNT command (CMD23) to all 0s, then the command is accepted;
however, a subsequent write will follow the open-ended multiple block write protocol (STOP_TRANSMISSION command -
CMD12 - is required).
相關PDF資料 |
PDF描述 |
|---|---|
| MC4GH01GNMCA-2SA00 | SAMSUNG MultiMediaCard |
| MC4GH02GNMCA-2SA00 | SAMSUNG MultiMediaCard |
| MC206 | THIN SMD LOW/MEDIUM-FREQUENCY CRYSTAL UNIT |
| MC2300 | Navigator Motion Processor |
| MC26LS30 | Dual Differential Quad Single-Ended (EIA-423-A) Line Drivers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC2GU01GNMCA-0QC00 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MultiMediaCard Specification |
| MC2GU512NMCA-0QC00 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MultiMediaCard Specification |
| MC2M | 制造商:G & J HALL 功能描述:STEP DRILL 10-20MM 1MM STEP 制造商:G & J HALL 功能描述:STEP DRILL, 10-20MM, 1MM STEP 制造商:G & J HALL 功能描述:STEP DRILL, 10-20MM, 1MM STEP; Drill Bit Size Metric:10mm; Overall Length:77.5mm; SVHC:No SVHC (19-Dec-2012); Drill Bit Type:Step; Material:Steel; Material Thickness Max:4mm; Range:10mm - 20mm; Range:10mm - 20mm; Shank Dia:9mm; ;RoHS Compliant: NA |
| MC2N2906A | 制造商:SPC Multicomp 功能描述:BIPOLAR TRANSISTOR, PNP, -60V TO-18; Transistor Polarity:PNP; Collector Emitter Voltage V(br)ceo:-60V; Transition Frequency Typ ft:200MHz; Power Dissipation Pd:400mW; DC Collector Current:-600mA; DC Current Gain hFE:40; No. of Pins:3;RoHS Compliant: Yes |
| MC3 | 制造商:Omron Corporation 功能描述:CONTROLLER,DIN MOUNT,24 VDC,SAFETY MAT CONTROLLER 制造商:Carlo Gavazzi 功能描述:MAGNETIC RECTANGULAR PROX. SENSOR |
發布緊急采購，3分鐘左右您將得到回復。