- 您現在的位置：買賣IC網 > PDF目錄382306 > MC68EN302 (Motorola, Inc.) Integrated Multiprotocol Processor with Ethernet PDF資料下載
參數資料
| 型號： | MC68EN302 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Integrated Multiprotocol Processor with Ethernet |
| 中文描述： | 集成多協議處理器與以太網 |
| 文件頁數： | 2/8頁 |
| 文件大?。?/td> | 223K |
| 代理商： | MC68EN302 |
2
MC68EN302 PRODUCT INFORMATION
MOTOROLA
FEATURE LIST
The following features are incorporated into the MC68EN302 device:
Full Complement of Existing Three SCC’s Plus Ethernet Channel
Ethernet Channel Fully Compliant with IEEE 802.3 Specification.
Supports Data Rates up to 10 Mbps.
Supports the “68302” Style Programming Model.
On-Chip Descriptors Lower Processor Bus Bandwidth Requirements.
Separate 128 Byte FIFOs for Transmit and Receive.
Automatic Internal Retransmission (which Frees the Processor Bus).
Automatic Internal Flushing of Receive FIFO During Collisions (which Frees the Processor Bus).
Dynamic Bus Sizing Support for 8-Bit Devices
Glueless Dynamic RAM Controller without External Bus Master
Address Muxing Support for External Bus Masters Using DRAM Controller
Fully IEEE 1149.1 JTAG Compliant
144 TQFP Package for Up to 25 MHz
ETHERNET CONTROLLER
The Ethernet controller consists of a Ethernet protocol core, transmit and receive FIFOs, and a 16-bit wide
data/control interface to a 68000 bus (refer to Figure 2). The Ethernet protocol core (EPC) provides
compatibility with the IEEE 802.3 Ethernet standard. The transmit and receive FIFOs allow automatic handling
of collisions and collision fragments by the EPC, and they also provide for bus latency that can be encountered
by the DMA channels. Separate DMA channels are used for transmit and receive data paths. A dual-port RAM
is used for the on-chip buffer descriptors. A buffer descriptor control (BDC) block updates the buffer
descriptors. Control status registers are used for direct control of all of the blocks in the Ethernet controller.
ETHERNET FEATURES
Does Not Affect Performance of Existing SCCs
802.3 MAC Layer Support
Compatible with 68160 EEST (Twisted Pair/AUI)
Two Dedicated Ethernet DMA channels, Transmit and Receive
Full-Duplex (Switched) Ethernet Support
Up to 10 Mb/s Operation (20 Mb/s Full-Duplex)
128-Byte FIFO on both Transmit and Receive
No CPU or Bus Overhead Required on Rx or Tx Frame Collisions
64 entry CAM with Hash Option
128 internal Buffer Descriptors
Performs Framing Functions
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68EN302PV20 | Integrated Multiprotocol Processor with Ethernet |
| MC68EN302PV25 | Integrated Multiprotocol Processor with Ethernet |
| MC68EZ328 | Integrated Portable System Processor |
| MC68HC08AZ32A | HCMOS Microcontroller Unit |
| MC68HC08AZ32ACFU | HCMOS Microcontroller Unit |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68EN302AG20BT | 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN302AG25BT | 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN302CAG20BT | 功能描述:微處理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN302CPV20BT | 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: |
| MC68EN302PV20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet |
發布緊急采購，3分鐘左右您將得到回復。