- 您現在的位置：買賣IC網 > PDF目錄371076 > MC88920DW (MOTOROLA INC) LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature PDF資料下載
參數資料
| 型號： | MC88920DW |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature |
| 中文描述： | 88920 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 |
| 封裝： | PLASTIC, SOIC-20 |
| 文件頁數： | 8/10頁 |
| 文件大小： | 116K |
| 代理商： | MC88920DW |
MC88920
MOTOROLA
TIMING SOLUTIONS
BR1333 — REV 5
8
The tPD spec includes the full temperature range from 0
°
C
to 70
°
C and the full VCC range from 4.75V to 5.25V. If the
T and
VCC is a given system are less than the
specification limits, the tPD spec window will be reduced.
The tPD window for a given
T and
VCC is given by the
following regression formula:
TBD
5. The RST_OUT pin is an open drain N–Channel output.
Therefore an external pull–up resistor must be provide to
pull up the RST_OUT pin when it goes into the high
impedance state (after the MC88920 is phase–locked to
the reference input with RST_IN held high or 1024 ‘Q’
cycles after the RST_IN pin goes high when the part is
locked). In the tPLZ and tPZL specifications, a 1K
resistor
is used as a pull–up as shown in Figure 4.
Notes Concerning Loop Filter and Board Layout Issues
1. Figure 7 shows a loop filter and analog isolation scheme
which will be effective in most applications. The following
guidelines should be followed to ensure stable and
jitter–free operation:
1a. All loop filter and analog isolation components should be
tied as close to the package as possible. Stray current
passing through the parasitics of long traces can cause
undesirable voltage transients at the RC1 pin.
1b. The 47
resistors, the 10
μ
F low frequency bypass
capacitor, and the 0.1
μ
F high frequency bypass capacitor
form a wide bandwidth filter that will make the 88920 PLL
insensitive to voltage transients from the system digital
VCC supply and ground planes. This filter will typically
ensure that a 100mV step deviation on the digital VCC
supply will cause no more than a 100ps phase deviation
on the 88920 outputs. A 250mV step deviation on VCC
using the recommended filter values will cause no more
than a 250ps phase deviation; if a 25
μ
F bypass capacitor
is used (instead of 10
μ
F) a 250mV VCC step will cause no
more than a 100ps phase deviation.
If good bypass techniques are used on a board design
near components which may cause digital VCC and
ground noise, the above described VCC step deviations
should not occur at the 88920’s digital VCC supply. The
purpose of the bypass filtering scheme shown in Figure 7
is to give the 88920 additional protection from the power
supply and ground plane transients that can occur in a
high frequency, high speed digital system.
1c. There are no special requirements set forth for the loop
filter resistors (1M and 330
). The loop filter capacitor
(0.1uF) can be a ceramic chip capacitor, the same as a
standard bypass capacitor.
1d. The 1M reference resistor injects current into the internal
charge pump of the PLL, causing a fixed offset between
the outputs and the SYNC input. This also prevents
excessive jitter caused by inherent PLL dead–band. If the
VCO (2X_Q output) is running above 40MHz, the 1M
resistor provides the correct amount of current injection
into the charge pump (2–3
μ
A).
2. In addition to the bypass capacitors used in the analog
filter of Figure 7, there should be a 0.1
μ
F bypass
capacitor between each of the other (digital) four VCC
pins and the board ground plane. This will reduce output
switching noise caused by the 88920 outputs, in addition
to reducing potential for noise in the ‘analog’ section of
the chip. These bypass capacitors should also be tied as
close to the 88920 package as possible.
Figure 7. Recommended Loop Filter and Analog Isolation Scheme for the MC88920
47
BOARD VCC
0.1
μ
F (LOOP
FILTER CAP)
330
1M
0.1
μ
F HIGH
FREQ BIAS
10
μ
F LOW
FREQ BIAS
47
BOARD GND
5
6
7
ANALOG VCC
RC1
ANALOG GND
ANALOG LOOP FILTER/VCO
SECTION OF THE MC88920
20–PIN SOIC PACKAGE (NOT
DRAWN TO SCALE)
A SEPARATE ANALOG POWER SUPPLY IS NOT NECESSARY AND
SHOULD NOT BE USED. FOLLOWING THESE PRESCRIBED GUIDE-
LINES IS ALL THAT IS NECESSARY TO USE THE MC88920 IN A NORMAL
DIGITAL ENVIRONMENT.
相關PDF資料 |
PDF描述 |
|---|---|
| MC88921DW | LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature |
| MC88921 | LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature |
| MC88LV915 | LOW SKEW CMOS PLL CLOCK DRIVER |
| MC88LV915T | LOW SKEW CMOS PLL CLOCK DRIVER |
| MC88LV926 | LOW SKEW CMOS PLL 68060 CLOCK DRIVER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC88920EG | 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| MC88920EGR2 | 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| MC88921 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature |
| MC88921DW | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature |
| MC889AL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發布緊急采購，3分鐘左右您將得到回復。