- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371079 > MCM32A832SG33 (MOTOROLA INC) 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM32A832SG33 |
| 廠商： | MOTOROLA INC |
| 元件分類： | DRAM |
| 英文描述： | 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| 中文描述： | 32K X 32 CACHE TAG SRAM MODULE, 25 ns, DMA112 |
| 文件頁(yè)數(shù)： | 6/12頁(yè) |
| 文件大小： | 169K |
| 代理商： | MCM32A832SG33 |
MCM32A732/764
MCM32A832/864
MCM32A932/964
6
MOTOROLA FAST SRAM
CAPACITANCE
(f = 1 MHz, dV = 3 V, TA = 25
°
C, Periodically sampled rather than 100% tested)
Characteristic
Symbol
Max
Unit
Cache Address Input Capacitance
Cin
Cin
CI/O
Cin
48
pF
Control Pin Input Capacitance
(E, W)
8
pF
I/O Capacitance
8
pF
Tag Address Input Capacitance
18
pF
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
10%, TA = 0 to + 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
5 ns
Output Timing Measurement Reference Level
Output Load
. . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . .
Figure 1A Unless Otherwise Noted
READ CYCLE
(See Notes 1 and 2)
Data
Tag/Valid
Dirty
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
Notes
Read Cycle Time
tAVAV
tAVQV
tAVQV
30
—
30
—
30
—
ns
3
Address Access Time
xCA2–3
(Transparent Mode) A4 – A19
—
—
20
25
—
—
12
12
—
—
—
25
ns
9
Chip Select Access Time
tELQV
tGLQV
tAXQX
tELQX
tEHQZ
tGLQX
tGHQZ
—
20
—
12
—
20
ns
4
Output Enable to Output Valid
—
10
—
6
—
—
ns
Output Hold from Address Change
4
—
4
—
4
—
ns
5,6,7
Enable Low to Output Active
4
—
4
—
4
—
ns
5,6,7
Enable High to Output High–Z
—
9
—
7
—
9
ns
5,6,7
Output Enable Low to Output Active
0
—
0
—
0
—
ns
5,6,7
Output Enable High to Output High–Z
—
8
—
6
—
—
ns
5,6,7
NOTES:
1. W is high for read cycle.
2. E = Exx, ET; W = Wxx, WT, WA; G = GA, GB
3. All timings are referenced from the last valid address to the first transitioning address.
4. Addresses valid prior to or coincident with E going low.
5. At any given voltage and temperature, tEHQZ (max) is less than tELQX (min), and tGHQZ (max) is less than tGLQX (min), both for a given
device and from device to device.
6. Transition is measured
±
500 mV from steady–state voltage with load of Figure 1B.
7. This parameter is sampled and not 100% tested.
8. Device is continuously selected (E = VIL, G = VIL).
9. TAG Address Access Time tAVTV.
AC TEST LOADS
OUTPUT
Z0 = 50
50
VL = 1.5 V
Figure 1A
Figure 1B
5 pF
+5 V
OUTPUT
255
480
TIMING LIMITS
The table of timing values shows either a
minimum or a maximum limit for each param-
eter. Input requirements are specified from
the external system point of view. Thus, ad-
dress setup time is shown as a minimum
since the system must supply at least that
much time (even though most devices do not
require it). On the other hand, responses from
the memory are specified from the device
point of view. Thus, the access time is shown
as a maximum since the device never pro-
vides data later than that time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM32A932SG33 | 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32A864SG33 | 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32A964SG33 | 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32A764SG33 | OSC 5V 8PIN TTL |
| MCM36200 | 2M x 36 Bit Dynamic Random Access Memory Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM32A864SG33 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32A932SG33 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32A964SG33 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems |
| MCM32L100 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Dynamic Random Access Memory Module |
| MCM32L100S10 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Dynamic Random Access Memory Module |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。