- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382324 > MF6 (National Semiconductor Corporation) 6th Order Switched Capacitor Butterworth Lowpass PDF資料下載
參數(shù)資料
| 型號(hào)： | MF6 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 6th Order Switched Capacitor Butterworth Lowpass |
| 中文描述： | 6階巴特沃斯低通開關(guān)電容 |
| 文件頁數(shù)： | 9/20頁 |
| 文件大小： | 878K |
| 代理商： | MF6 |
Pin Descriptions
(Pin Numbers) (Continued)
Pin
AGND (5)
Description
The analog ground pin. This pin sets
the DC bias level for the filter section
and the non-inverting input of
Op-Amp
#
1 and must be tied to the
system ground for split supply
operation or to mid-supply for single
supply operation (see section 1.2).
When tied to mid-supply this pin
should be well bypassed.
V
O1
is the output and INV1 is the
inverting input of Op-Amp
#
1. The
non-inverting input of this Op-Amp is
internally connected to the AGND
pin.
V
O2
is the output, INV2 is the
inverting input, and NINV2 is the
non-inverting input of Op-Amp
#
2.
The positive and negative supply
pins. The total power supply range is
5V to 14V. Decoupling these pins
with 0.1 μF capacitors is highly
recommended.
A CMOS Schmitt-trigger input to be
used with an external CMOS logic
level clock. Also used for
self-clocking Schmitt-trigger oscillator
(see section 1.1).
A TTL logic level clock input when in
split supply operation (
±
2.5V to
±
7V) and L. Sh tied to system
ground. This pin becomes a low
impedance output when L. Sh is tied
to V
. Also used in conjunction with
the CLK IN pin for a self clocking
Schmitt-trigger oscillator (see section
1.1).
Level shift pin, selects the logic
threshold levels for the desired
clock. When tied to V
it enables an
internal tri-state
buffer stage
between the Schmitt trigger and the
internal clock level shift stage thus
enabling the CLK IN Schmitt-trigger
input and making the CLK R pin a
low impedance output.
When the voltage level at this input
exceeds [25%(V
+
V
) + V
] the
internal tri-state buffer is disabled
allowing the CLK R pin to become
the clock input for the internal clock
level shift stage. The CLK R
threshold level is now 2V above the
voltage applied to the L. Sh pin.
Driving the CLK R pin with TTL logic
levels can be accomplished through
the use of split supplies and by tying
the L. Sh pin to system ground.
V
O1
(4),
INV1 (13)
V
O2
(2),
INV2 (14),
NINV2 (1)
V
+
(6), V
(10)
CLK IN (9)
CLK R (11)
L. Sh (12)
www.national.com
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MFE1842BBU22 | Dielectric Filter with Attenuation Pole |
| MG-12232-3 | LCD MODULE |
| MG-12232-5 | LCD MODULE |
| MG25J6ES40 | HIGH POWER SWITCHING APPLICATIONS MOTOR CONTROL APPLICATIONS. |
| MGM3000X | Video Modulator for FM/AM-Audio |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MF6. 3FD101MD13TP | 制造商:nippon chemicon 功能描述: |
| MF6.3FC101MD13TP | 制造商:UCC 功能描述: 制造商:United Chemi-Con Inc 功能描述: |
| MF6.3FC22RMD6TP | 制造商:United Chemi-Con Inc 功能描述: |
| MF60 | 制造商:RIEDON 制造商全稱:Riedon Powertron 功能描述:Film Resistors |
| MF6000-04 | 制造商:KAYNAR (ALCOA) 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。