- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371105 > MH16S72PHB-6 (Mitsubishi Electric Corporation) 1,207,959,552-BIT ( 16,777,216-WORD BY 72-BIT ) Synchronous DYNAMIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | MH16S72PHB-6 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 1,207,959,552-BIT ( 16,777,216-WORD BY 72-BIT ) Synchronous DYNAMIC RAM |
| 中文描述： | 1207959552位（16,777,216字72位）同步動(dòng)態(tài)隨機(jī)存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 4/52頁(yè) |
| 文件大小： | 1045K |
| 代理商： | MH16S72PHB-6 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)
MH16S72AMA -8,-10,-12
1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM
MITSUBISHI LSIs
( 4
MITSUBISHI
ELECTRIC
5. Mar.1997
Preliminary Spec.
Some contents are subject to change without notice.
MIT-DS-0128-0.0
Serial Presence Detect Table I
Byte
0
1
2
3
4
5
6
7
8
9
Function described
SPD enrty data
128
256 Bytes
SDRAM
A0-A11
A0-A9
1BANK
x72
0
LVTTL
8ns
10ns
12ns
6ns
8ns
8ns
SPD DATA(hex)
80
08
04
0C
0A
01
48
00
01
80
A0
C0
60
80
80
02
80
04
04
01
0F
04
06
01
01
00
06
D0
E0
F0
70
80
90
00
00
00
00
00
00
18
1E
1E
10
14
18
Defines # bytes written into serial memory at module mfgr
Total # bytes of SPD memory device
Fundamental memory type
# Row Addresses on this assembly
# Column Addresses on this assembly
# Module Banks on this assembly
Data Width of this assembly...
... Data Width continuation
Voltage interface standard of this assembly
SDRAM Cycletime at Max. Supported CAS Latency (CL). -8
Cycle time for CL=3
-10
-12
-8
-10
-12
10
SDRAM Access from Clock
tAC for CL=3
11
12
13
14
15
16
17
18
19
20
21
22
23
DIMM Configuration type (Non-parity,Parity,ECC)
Refresh Rate/Type
SDRAM width,Primary DRAM
Error Checking SDRAM data width
ECC
self refresh(15.625uS)
x4
x4
1
1/2/4/8
4bank
CL=2/3
0
0
Minimum Clock Delay,Back to Back Random Column Addresses
Burst Lengths Supported
# Banks on Each SDRAM device
CAS# Latency
CS# Latency
Write Latency
SDRAM Module Attributes
SDRAM Device Attributes:General
SDRAM Cycle time(2nd highest CAS latency)
Cycle time for CL=2
non-buffered,non-registered
Precharge All,Auto precharge
13ns
14ns
15ns
7ns
8ns
9ns
N/A
N/A
N/A
N/A
N/A
N/A
24ns
30ns
30ns
16ns
20ns
24ns
-8
-10
-12
-8
-10
-12
-8
-10
-12
-8
-10
-12
-8
-10
-12
-8
-10
-12
24
SDRAM Access form Clock(2nd highest CAS latency)
tAC for CL=2
25
SDRAM Cycle time(3rd highest CAS latency)
Cycle time for CL=
26
SDRAM Access form Clock(3rd highest CAS latency)
tAC for CL=
27
Precharge to Active Minimum
28
Row Active to Row Active Min.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MH16S72PHB-7 | 1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM |
| MH16S72PHB-8 | 1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM |
| MH16S72PHC-10 | 1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM |
| MH16S72PHC-7 | 1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM |
| MH16S72PHC-8 | 1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MH16S72PHB-7 | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM |
| MH16S72PHB-8 | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM |
| MH16S72PHC-10 | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM |
| MH16S72PHC-7 | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM |
| MH16S72PHC-8 | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:1207959552-BIT (16777216 - WORD BY 72-BIT)SynchronousDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。