- 您現在的位置：買賣IC網 > PDF目錄371105 > MH16V6445BWJ-5 (Mitsubishi Electric Corporation) HYPER PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM PDF資料下載
參數資料
| 型號： | MH16V6445BWJ-5 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | HYPER PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
| 中文描述： | 超頁模式1073741824 -位（16777216 - Word的64 -位）動態隨機存儲器 |
| 文件頁數： | 8/22頁 |
| 文件大?。?/td> | 127K |
| 代理商： | MH16V6445BWJ-5 |
MITSUBISHI LSIs
MH16V6445BWJ -5, -6
Preliminary Spec.
Specifications subject to
change without notice.
MITSUBISHI
ELECTRIC
( / 22 )
8
28/Jul./1998
HYPER PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM
MIT-DS-0239-0.0
Hyper Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle,
Read Write Mix Cycle,Hi-Z control by /OE or /W) (Note 25)
Note 25: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.
26: tRAS(min) is specified as two cycles of /CAS input are performed.
27: tCP(max) is specified as a reference point only. If tCP
≥
tCP(max),access time is controlled exclusively by tCAC.
Limits
Parameter
Symbol
Min
25
66
Max
(Note26)
(Note27)
16
100000
/CAS before /RAS Refresh Cycle (Note 28)
Limits
Parameter
Symbol
Unit
Min
5
10
Max
Note 28: Eight or more /CAS before /RAS cycles instead of eight /RAS cycles are necessary for proper operation of /CAS before /RAS refresh
mode.
-6
-6
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tHPC
tHPRWC
tDOH
tRAS
tCP
tCPRH
tCPWD
tCHOL
tOEPE
tWPE
tHCWD
tHAWD
tHPWD
tHCOD
tHAOD
tHPOD
Hyper page mode read/write cycle time
Hyper page mode read write/read modify write cycle time
Output hold time from /CAS low
/RAS low pulse width for read write cycle
/CAS high pulse width
/RAS hold time after /CAS precharge
Delay time, /CAS precharge to W low
Hold time to maintain the data Hi-Z until /CAS access
/OE Pulse width (Hi-Z control)
/W Pulse width (Hi-Z control)
Delay time, /CAS low to /W low after read
Delay time, Address to /W low after read
Delay time, /CAS precharge to /W low after read
Delay time, /CAS low to /OE high after read
Delay time, Address to /OE high after read
Delay time, /CAS precharge to /OE high after read
33
50
77
10
(Note24)
ns
ns
ns
ns
tCSR
tCHR
tRSR
tRHR
/CAS setup time before /RAS low
/CAS hold time after /RAS low
Read setup time before /RAS low
Read hold time after /RAS low
10
10
5
7
7
7
47
50
15
32
30
33
Min
20
55
Max
13
100000
-5
28
43
65
8
5
7
7
7
40
43
13
28
25
28
Min
Max
-5
5
10
10
10
相關PDF資料 |
PDF描述 |
|---|---|
| MH16V6445BWJ-6 | HYPER PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
| MH16V645BWJ-5 | HYPER PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
| MH16V645BWJ-6 | HYPER PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
| MH16V7245BWJ-5 | HYPER PAGE MODE 1207959552 - BIT ( 16777216 - WORD BY 72 - BIT ) DYNAMIC RAM |
| MH16V7245BWJ-6 | HYPER PAGE MODE 1207959552 - BIT ( 16777216 - WORD BY 72 - BIT ) DYNAMIC RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MH16V6445BWJ-6 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:HYPER PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
| MH16V644AWJ-5 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:FAST PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
| MH16V644AWJ-6 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:FAST PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
| MH16V645BWJ-5 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:HYPER PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
| MH16V645BWJ-6 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:HYPER PAGE MODE 1073741824 - BIT ( 16777216 - WORD BY 64 - BIT ) DYNAMIC RAM |
發布緊急采購，3分鐘左右您將得到回復。