- 您現在的位置：買賣IC網 > PDF目錄371046 > MC68EC060 (Motorola, Inc.) 32-Bit Microprocessors.(32位微處理器) PDF資料下載
參數資料
| 型號： | MC68EC060 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 32-Bit Microprocessors.(32位微處理器) |
| 中文描述： | 32位微處理器。（32位微處理器） |
| 文件頁數： | 8/10頁 |
| 文件大?。?/td> | 68K |
| 代理商： | MC68EC060 |
8
MC68060 PRODUCT INFORMATION
MOTOROLA
CACHE ORGANIZATION
The instruction and data caches are each organized as four-way set associative, with 16-byte lines. Each line
of data has associated with it an address tag and state information that shows the line’s validity. In the data
cache, the state information indicates whether the line is invalid, valid, or dirty.
CACHE COHERENCY
The MC68060 has the ability to watch, or snoop, the external bus during accesses by other bus masters,
maintaining coherency between the MC68060 caches and external memory systems. External bus cycles can
be flagged on the bus as snoopable or nonsnoopable. When an external cycle is marked as snoopable, the
bus snooper checks the caches and invalidates the matching data. Although the execution unit and the bus
snooper circuit have access to the on-chip caches, the snooper has priority over the execution unit.
BUS CONTROLLER
The bus is implemented as a nonmultiplexed, fully synchronous protocol that is clocked off the rising edge of
the input clock. It is compatible with an MC68040 bus. The bus controller operates concurrently with all other
functional units of the MC68060 to maximize system throughput. The timing of the bus is fully configurable to
match external memory requirements.
The CLKEN input is used on the MC68060 to enable to the clock edges on which the bus controller will
respond. By toggling the CLKEN pin, it is possible to operate the MC68060 on an external bus at 1/2 or 1/4
the speed of the processor clock.
Although the MC68060 bus is compatible with the MC68040, additional signals and protocols have been
added to simplify designs requiring very high bus speeds.
IEEE 1149.1 TEST
To aid in system diagnostics, the MC68060 includes dedicated user-accessible test logic that is fully compliant
with the IEEE 1149.1 standard for boundary scan testability, often referred to as Joint Test Action Group
(JTAG).
相關PDF資料 |
PDF描述 |
|---|---|
| MC68EN360RC25V | QUad Integrated Communications Controller Users Manual |
| MC68EN360CFE25 | QUad Integrated Communications Controller Users Manual |
| MC68EN360FE25 | AC 4C 4#12 PIN PLUG 023 |
| MC68EN360FE25V | QUad Integrated Communications Controller Users Manual |
| MC68EN360FE33 | QUad Integrated Communications Controller Users Manual |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68EC060RC50 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060RC66 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060RC75 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060ZU50 | 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，FCBGA 供應商設備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68EC060ZU66 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發布緊急采購，3分鐘左右您將得到回復。