- 您現在的位置：買賣IC網 > PDF目錄371085 > MCM6246WJ17R2 (MOTOROLA INC) PSU, 110W, 4 OUTPUT; Voltage, output:5V; Current, output:11A; Power rating:110W; Voltage, supply min:85V; Voltage, supply max:264V; Length / Height, external:56mm; Width, external:108mm; Depth, external:185mm; Approval Bodies:VDE, RoHS Compliant: Yes PDF資料下載
參數資料
| 型號： | MCM6246WJ17R2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | PSU, 110W, 4 OUTPUT; Voltage, output:5V; Current, output:11A; Power rating:110W; Voltage, supply min:85V; Voltage, supply max:264V; Length / Height, external:56mm; Width, external:108mm; Depth, external:185mm; Approval Bodies:VDE, RoHS Compliant: Yes |
| 中文描述： | 512K X 8 STANDARD SRAM, 17 ns, PDSO36 |
| 封裝： | 0.400 INCH, SOJ-36 |
| 文件頁數： | 5/8頁 |
| 文件大小： | 126K |
| 代理商： | MCM6246WJ17R2 |
MCM6246
5
MOTOROLA FAST SRAM
WRITE CYCLE 1
(W Controlled, See Notes 1, 2, and 3)
MCM6246–17
MCM6246–20
MCM6246–25
MCM6246–35
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Notes
Write Cycle Time
tAVAV
tAVWL
tAVWH
tWLWH,
tWLEH
17
—
20
—
25
—
35
—
ns
4
Address Setup Time
0
—
0
—
0
—
0
—
ns
Address Valid to End of Write
14
—
14
—
17
—
20
—
ns
Write Pulse Width
13
—
13
—
17
—
20
—
ns
Data Valid to End of Write
tDVWH
tWHDX
tWLQZ
tWHQX
tWHAX
10
—
10
—
10
—
15
—
ns
Data Hold Time
0
—
0
—
0
—
0
—
ns
Write Low to Data High–Z
0
9
0
9
0
10
0
15
ns
5,6,7
Write High to Output Active
5
—
5
—
5
—
5
—
ns
5,6,7
Write Recovery Time
0
—
0
—
0
—
0
—
ns
NOTES:
1. A write occurs during the overlap of E low and W low.
2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus conten-
tion conditions during read and write cycles.
3. If G goes low coincident with or after W goes low, the output will remain in a high–impedance state.
4. All write cycle timings are referenced from the last valid address to the first transitioning address.
5. Transition is measured
±
500 mV from steady–state voltage.
6. This parameter is sampled and not 100% tested.
7. At any given voltage and temperature, tWLQZ max < tWHQX min both for a given device and from device to device.
WRITE CYCLE 1
(W Controlled, See Notes 1, 2, and 3)
DATA VALID
HIGH–Z
HIGH–Z
tAVAV
tAVWH
tWHAX
tWHDX
tWHQX
tWLWH
tWLEH
tAVWL
tDVWH
tWLQZ
A (ADDRESS)
E (CHIP ENABLE)
W (WRITE ENABLE)
D (DATA IN)
Q (DATA OUT)
相關PDF資料 |
PDF描述 |
|---|---|
| MCM62486B | 32K x 9 Bit BurstRAM Synchronous Static RAM |
| MCM62486BFN11 | 32K x 9 Bit BurstRAM Synchronous Static RAM |
| MCM62486BFN12 | 32K x 9 Bit BurstRAM Synchronous Static RAM |
| MCM62486BFN14 | 32K x 9 Bit BurstRAM Synchronous Static RAM |
| MCM62486BFN19 | Replaced by PTH12000W : |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MCM6246WJ20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512K x 8 Bit Static Random Access Memory |
| MCM6246WJ20R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512K x 8 Bit Static Random Access Memory |
| MCM6246WJ25 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512K x 8 Bit Static Random Access Memory |
| MCM6246WJ25R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512K x 8 Bit Static Random Access Memory |
| MCM6246WJ35 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:512K x 8 Bit Static Random Access Memory |
發布緊急采購，3分鐘左右您將得到回復。