- 您現在的位置：買賣IC網 > Datasheet目錄49 > 4432-T-B1 B 915 (Silicon Laboratories Inc)KIT DEV TEST EZRADIOPRO SI4432 Datasheet資料下載
參數資料
| 型號： | 4432-T-B1 B 915 |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數： | 18/47頁 |
| 文件大小： | 799K |
| 描述： | KIT DEV TEST EZRADIOPRO SI4432 |
| 標準包裝： | 1 |
| 附件類型： | 測試卡，收發器，915MHz |
| 適用于相關產品： | EZRadioPRO? |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
Si4430/31/32-B1
18
Rev 1.1
3. Controller Interface
3.1. Serial Peripheral Interface (SPI)
The Si4430/31/32 communicates with the host MCU over a standard 3-wire SPI interface: SCLK, SDI, and nSEL.
The host MCU can read data from the device on the SDO output pin. A SPI transaction is a 16-bit sequence which
consists of a Read-Write (R
/W) select bit, followed by a 7-bit address field (ADDR), and an 8-bit data field (DATA)
as demonstrated in Figure 3. The 7-bit address field is used to select one of the 128, 8-bit control registers. The
R
/W select bit determines whether the SPI transaction is a read or write transaction. If R
/W = 1 it signifies a WRITE
transaction, while R
/W = 0 signifies a READ transaction. The contents (ADDR or DATA) are latched into the
Si4430/31/32 every eight clock cycles. The timing parameters for the SPI interface are shown in Table 10. The
SCLK rate is flexible with a maximum rate of 10 MHz.
Figure 3. SPI Timing
To read back data from the Si4430/31/32, the R/W bit must be set to 0 followed by the 7-bit address of the register
from which to read. The 8 bit DATA field following the 7-bit ADDR field is ignored on the SDI pin when R/W = 0. The
next eight negative edge transitions of the SCLK signal will clock out the contents of the selected register. The data
read from the selected register will be available on the SDO output pin. The READ function is shown in Figure 4.
After the READ function is completed the SDO pin will remain at either a logic 1 or logic 0 state depending on the
last data bit clocked out (D0). When nSEL goes high the SDO output pin will be pulled high by internal pullup.
Table 10. Serial Interface Timing Parameters
Symbol
Parameter
Min (nsec)
Diagram
t
CH
Clock high time
40
t
CL
Clock low time
40
t
DS
Data setup time
20
t
DH
Data hold time
20
t
DD
Output data delay time
20
t
EN
Output enable time
20
t
DE
Output disable time
50
t
SS
Select setup time
20
t
SH
Select hold time
50
t
SW
Select high period
80
nSEL
SCLK
SDI
MSB
LSB
A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
A4
xx xx
A3
RW A7
A6 A5
RW
Data
Address
SDI
SCLK
DO
nSEL
t
CL
t
CH
DS
t
DH
t
DD
t
SS
t
E
t
SH
DE
SW
相關PDF資料 |
PDF描述 |
|---|---|
| 5250AT43A200E | ANTENNA CHIP 5.25GHZ WIFI |
| 5250BL14B100T | BALUN CERAMIC CHIP WIFI 5250MHZ |
| 5250BL15B100E | BALUN CERAMIC CHIP WIFI 5250MHZ |
| 5325BL15B050E | BALUN CERAMIC CHIP WIFI 5325MHZ |
| 5512BL15B100E | BALUN CERAMIC CHIP WIFI 5512MHZ |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 4432-T-B1C470 | 制造商:Silicon Laboratories Inc 功能描述:One antenna Tx/Rx test card 470MHz |
| 4432-T-B1C915 | 制造商:Silicon Laboratories Inc 功能描述:One antenna Tx/Rx test card 915MHz |
| 4432W-1"x72yd | 功能描述:膠帶 70002457219 4432W YDA WHITE 1 IN X 72 YD BULK RoHS:否 制造商:3M Electronic Specialty 產品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds |
| 4432W-1/2"x72yd | 功能描述:膠帶 4432WYDA WHITE 1/2X72YD BULK RoHS:否 制造商:3M Electronic Specialty 產品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds |
| 4432W-1/2X72YD | 制造商:3M Electronic Products Division 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。