
Operating Modes and On-Chip Memory
Memory Map
M68HC11E Family — Rev. 5
Data Sheet
MOTOROLA
Operating Modes and On-Chip Memory
For More Information On This Product,
Go to: www.freescale.com
49
EE[3:0] — EEPROM Mapping Bits
EE[3:0] apply only to MC68HC811E2 and allow the 2048 bytes of EEPROM to
be remapped to any 4-Kbyte boundary. See
Table 2-3
.
Address:
$103F
Bit 7
6
5
4
3
2
1
Bit 0
Read:
EE3
EE2
EE1
EE0
NOSEC
NOCOP
EEON
Write:
Resets:
Single chip:
Bootstrap:
Expanded:
Test:
1
1
U
U
1
1
U
U
1
1
U
U
1
1
U
U
U
U
1
1
U
U(L)
U
U(L)
1
1
1
1
1
1
U
0
= Unimplemented
U indicates a previously programmed bit. U(L) indicates that the bit resets to the logic level held in the latch prior to reset,
but the function of COP is controlled by the DISR bit in TEST1 register.
Figure 2-11. MC68HC811E2 System Configuration Register (CONFIG)
Table 2-3. EEPROM Mapping
EE[3:0]
EEPROM Location
0 0 0 0
$0800–$0FFF
0 0 0 1
$1800–$1FFF
0 0 1 0
$2800–$2FFF
0 0 1 1
$3800–$3FFF
0 1 0 0
$4800–$4FFF
0 1 0 1
$5800–$5FFF
0 1 1 0
$6800–$6FFF
0 1 1 1
$7800–$7FFF
1 0 0 0
$8800–$8FFF
1 0 0 1
$9800–$9FFF
1 0 1 0
$A800–$AFFF
1 0 1 1
$B800–$BFFF
1 1 0 0
$C800–$CFFF
1 1 0 1
$D800–$DFFF
1 1 1 0
$E800–$EFFF
1 1 1 1
$F800–$FFFF
F
Freescale Semiconductor, Inc.
n
.