- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371046 > MC68B912B32 (Motorola, Inc.) 2.5V 100ppm/Degrees C, 50uA in SOT23-3 Series (Bandgap) Voltage Reference 3-SOT-23 -40 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68B912B32 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 2.5V 100ppm/Degrees C, 50uA in SOT23-3 Series (Bandgap) Voltage Reference 3-SOT-23 -40 to 125 |
| 中文描述： | 16位微控制器 |
| 文件頁(yè)數(shù)： | 106/128頁(yè) |
| 文件大小： | 748K |
| 代理商： | MC68B912B32 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)當(dāng)前第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
MOTOROLA
106
MC68HC912B32
MC68HC912B32TS/D
Read and write anytime.
DDDLC[6:0] — Data Direction Port DLC Pin 6 through Pin 0
0 = Configure I/O pin for input only
1 = Configure I/O pin for output
14.5 J1850 Bus Errors
The BDLC detects several types of transmit and receive errors which can occur during the transmission
of a message onto the J1850 bus.
If the BDLC transmits a message containing invalid bits, or framing symbols on non-byte boundaries,
then a transmission error has occurred. When a transmission error is detected, the BDLC will immedi-
ately cease transmitting. The error condition is reflected in the BSVR register. If the interrupt enable bit
(IE) is set, an interrupt request from the BDLC is generated.
CRC Error
— A CRC error is detected when the data bytes and CRC byte of a received message are
processed, and the CRC calculation result is not equal to $C4. The CRC code should detect any single
and 2-bit errors, as well as all 8-bit burst errors, and almost all other types of errors. CRC error flag is
set when a CRC error is detected.
Symbol Error
— A symbol error is detected when an abnormal (invalid) symbol is detected in a mes-
sage being received from the J1850 bus. However, if the BDLC is transmitting when this happens, it
may be treated as a loss of arbitration rather than a transmitter error. Symbol invalid or out of range flag
is set when a symbol error is detected.
Framing Error
— A framing error is detected if an EOD or EOF symbol is detected on a non-byte
boundary from the J1850 bus. Symbol invalid or out of range flag is set when a framing error is detected.
Bus Fault
— If a bus fault occurs, the response of the BDLC will depend upon the type of bus fault.
If the bus is shorted to V
BATT
, the BDLC will wait for the bus to fall to a passive state before it will attempt
to transmit a message. As long as the short remains, the BDLC will never attempt to transmit a message
onto the J1850 bus.
If the bus is shorted to ground, the BDLC will see an idle bus, begin to transmit the message, and then
detect a transmission error, since the short to ground would not allow the bus to be driven to the active
(dominant) state. The BDLC will abort that transmission and wait for the next CPU command to transmit.
In any case, if the bus fault is temporary, as soon as the fault is cleared, the BDLC will resume normal
operation. If the bus fault is permanent, it may result in permanent loss of communication on the J1850
bus.
BREAK
— Any BDLC transmitting at the time a BREAK is detected will treat the BREAK as if a trans-
mission error had occurred, and halt transmission.
If while receiving a message the BDLC detects a BREAK symbol, it will treat the BREAK as a reception
error.
DDRDLC
— Port DLC Data Direction Register
$00FF
Bit 7
6
5
4
3
2
1
Bit 0
0
DDDLC6
DDDLC5
DDDLC4
DDDLC3
DDDLC2
DDDLC1
DDDLC0
RESET:
0
0
0
0
0
0
0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68C912B32FU8 | 16-Bit Microcontroller |
| MC68B912B32FU8 | 16-Bit Microcontroller |
| MC68C912B32CFU8 | 16-Bit Microcontroller |
| MC68CK338 | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| MC68EC060 | 32-Bit Microprocessors.(32位微處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68B912B32FU8 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Microcontroller |
| MC68BOOL | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68BOOP | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68BOOS | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU) |
| MC68C812A4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Supplement MC68C812A4 3.3V Electrical Characteristics |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。